

**AMENDMENTS TO THE CLAIMS**

1. (Cancelled) An FET comprising:  
a gate having a top and bottom portion, the top portion having a width that is greater than the width of the bottom portion; and  
a diffusion self-aligned to the bottom portion.
2. (Cancelled) The FET as recited in claim 1, wherein said diffusion comprises a first implant.
3. (Cancelled) The FET as recited in claim 2, wherein said first implant comprises a halo implant.
4. (Cancelled) The FET as recited in claim 2, wherein said first implant is directed at an angle from the normal to provide said implant self-aligned to said bottom portion.
5. (Cancelled) An FET comprising:  
a gate having a top and bottom portion, the top portion having a width that is greater than the width of the bottom portion;  
a first diffusion self-aligned to the bottom portion; and  
a second implant defined by said top portion.
6. (Cancelled) The FET of claim 7, wherein said second implant comprises an extension implant.

BUR920000029US1

2

S/N 09/713,830

7. (Cancelled) An FET, comprising:  
a gate having a top and bottom portion, the top portion having a width that is greater than the width of the bottom portion;  
a first diffusion self-aligned to the bottom portion;  
a second implant defined by said top portion; and a spacer adjacent said top portion and a third implant defined by said spacer.
8. (Cancelled) The FET as recited in claim 7, wherein said third implant comprises a source/drain implant.
9. (Cancelled) An FET comprising a gate, said gate comprising first conductive material and a second conductive material different from said first conductive material, said second conductive material on said first conductive material, wherein said second conductive material extends beyond said first conductive material to provide a T-shaped gate.
10. (Previously Amended) The FET of claim 20, wherein said first conductive material is on a gate dielectric and said gate dielectric is on a substrate..
11. (Cancelled) An FET comprising a gate, said gate comprising a first conductive material and a second conductive material different from said first conductive material, said second conductive material being disposed on said first conductive material, wherein said second conductive material extends beyond said first conductive material to provide a T-shaped gate, and wherein said first material has a dimension less than a photolithographic minimum dimension.
12. (Previously Amended) The FET of claim 20, wherein said first material comprises a first semiconductor material.

BUR920000029US1

3

S/N 09/713,830

13. (Original) The FET of claim 12, wherein said first semiconductor material comprises germanium.
14. (Original) The FET of claim 12, wherein said first semiconductor material comprises a germanium compound  $\text{Ge}_x\text{Si}_{1-x}$ , wherein x is in the range of about 0.5 to about 1.0.
15. (Previously Amended) The FET of claim 20, wherein said second conductive material comprises polysilicon.
16. (Previously Amended) The FET of claim 20, wherein said first conductive material comprises polysilicon.
17. (Original) The FET of claim 16, wherein said second conductive material comprises a refractory metal.
18. (Original) The FET of claim 17, wherein said second conductive material comprises tungsten, tantalum, molybdenum, or titanium.
19. (Previously Amended) The FET of claim 20, wherein said second conductive material comprises a silicide.
20. (Currently Amended) An FET, comprising a gate, said gate comprising first conductive material and a second conductive material different from said first conductive material, said second conductive material on said first conductive material, wherein said second conductive material extends beyond said first conductive material by a given distance to provide a T-shaped gate, further wherein a thickness of said second conductive material is greater than a thickness of said first conductive material, a first diffusion region

BUR920000029US1

4

S/N 09/713,830

self-aligned to the first conductive material, a second diffusion region defined by said second conductive material, said first diffusion and said second diffusion regions being laterally offset by a distance equal to about said given distance, and a spacer along sidewalls of said second conductive material, wherein a third implant is defined by said spacer, and further wherein an air gap is left behind said spacer along a notched sidewall of said first conductive material.

21. (Cancelled) The FET of claim 13, wherein an air gap is left behind said spacer along a notched sidewall of said first conductive material.
22. (Cancelled) A method of fabricating a semiconductor device comprising the steps of:  
providing a substrate formed of a first material, said substrate having a surface;  
forming a gate dielectric on said surface;  
forming a gate conductor on said gate dielectric;  
chemically reacting edges of said gate conductor adjacent said gate dielectric to form a first reaction product; and  
selectively removing said first reaction product with respect to remaining portions of said gate conductor so as to provide a notch in said gate conductor.
23. (Cancelled) The method as recited in claim 22, wherein the step of forming a gate conductor comprises a first gate layer and a second gate layer, wherein said first gate layer contacts said gate dielectric and said second gate layer is on said first gate layer.
24. (Cancelled) The method as recited in claim 23, wherein the step of chemically reacting edges of said first gate layer forms said first reaction product.
25. (Cancelled) The method as recited in claim 24, wherein the step of selectively removing said first reaction product further includes removing said first reaction product with

respect to remaining portions of said first gate layer and said second gate layer so as to provide a notch in said first gate layer.

26. (Cancelled) The method as recited in claim 22, further comprising providing a spacer along sidewalls of said second gate layer.
27. (Cancelled) The method as recited in claim 26, wherein an air gap is left behind said spacer along sidewalls of said first gate layer.
28. (Cancelled) The method as recited in claim 22, wherein said first gate layer comprises germanium.
29. (Cancelled) The method as recited in claim 22, wherein said first gate layer comprises a germanium compound  $\text{Ge}_x\text{Si}_{1-x}$ , wherein x is in the range of about 0.5 to about 1.0.
30. (Cancelled) The method as recited in claim 22, wherein said second gate layer comprises silicon.
31. (Cancelled) The method as recited in claim 22, wherein in said first reaction product comprises germanium oxide, or silicon germanium oxide.
32. (Cancelled) The method as recited in claim 22, wherein said first gate layer comprises silicon.
33. (Cancelled) The method as recited in claim 32, wherein said second gate layer comprises a refractory metal.
34. (Cancelled) The method as recited in claim 33, wherein said second gate layer comprises

tungsten, tantalum, or titanium.

35. (Cancelled) The method as recited in claim 33, wherein said second gate layer comprises a silicide.
36. (Cancelled) The method as recited in claim 22, wherein said first reaction product comprises silicon dioxide.
37. (Cancelled) The method as recited in claim 22, wherein said first reaction product comprises a silicide.
38. (Cancelled) The method as recited in claim 22, wherein said second gate layer comprises a silicide.
39. (Cancelled) The method as recited in claim 22, further comprising the steps of  
providing metal along sidewalls of said gate conductor; and  
recess etching said metal.
40. (Cancelled) The method as recited in claim 39, wherein the step of chemically reacting  
further includes the step of:  
reacting said gate conductor with said metal to form a silicide along edges of said  
gate conductor adjacent said gate dielectric.
41. (Cancelled) The method of claim 40, wherein the step of selectively removing said first  
reaction product further includes:  
etching away said silicide.

BUR920000029US1

7

S/N 09/713,830

42. (Cancelled) The method of claim 40, wherein said silicide formed along edges of said gate conductor adjacent said gate dielectric is cobalt silicide, or titanium silicide.
43. (Cancelled) The method of claim 42, wherein the step of selectively removing said cobalt silicide or said titanium silicide includes using an hydrogen peroxide mixture, or a hot sulfuric/hydrogen peroxide mixture.
44. (Cancelled) An FET, comprising  
a gate disposed on a substrate, said gate comprising a lower portion having first sidewalls and an upper portion having second sidewalls; and  
spacers disposed on said second sidewalls and extending down to said substrate without contacting said first sidewalls to define an air gap therebetween.
45. (Previously Amended) The FET of claim 46, wherein said upper portion of said gate extends beyond said lower portion to provide a T-shaped gate.
46. (Currently Amended) An FET, comprising:  
a gate disposed on a substrate, said gate comprising a lower portion having first sidewalls and an upper portion having second sidewalls, said first and second sidewalls being laterally offset, wherein a length thickness of said second sidewalls is greater than a length thickness of said first sidewalls;  
spacers disposed on said second sidewalls and extending down to said substrate without contacting said first sidewalls to define an air gap therebetween;  
a first implant disposed in said substrate and aligned to said first sidewalls; and  
a second implant disposed in said substrate and aligned to said second sidewalls, said first and second implant being offset by a distance equal to about said lateral offset of said first and second sidewalls.

47. (Previously Added) The FET of claim 46, further comprising:  
a third implant disposed in said substrate and aligned to said spacers.

BUR920000029US1

9

S/N 09/713,830